

ATTORNEY DOCKET NO.
62986.0112
06/18/98
U.S. PTO

PATENT

APPLICATION FOR U.S. PATENT
TRANSMITTAL FORM

Box Patent Application
THE ASSISTANT COMMISSIONER OF
PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application
of:

Inventor(s): Luke Y. Chang, et al.
Title: SYSTEM AND METHOD USING A PACKETIZED ENCODED
BITSTREAM FOR PARALLEL COMPRESSION AND
DECOMPRESSION

Enclosed are: 7 Sheets of Formal Drawings

FEE CALCULATION					FEE
	Number		Number Extra	Rate	Basic Fee
					\$ 790.00
Total Claims:	26	- 20 =	6	X \$22 =	\$132.00
Independent Claims	2	- 3 =	0	X \$82 =	\$ 0
TOTAL FILING FEE =					\$922.00

Enclosed is a check in the amount of \$922.00. Please charge
any additional fees or credit any overpayment to Deposit Account
No. 02-0384 of BAKER & BOTTS, L.L.P. **A duplicate copy of this
sheet is enclosed.**

June 18, 1998


Anthony E. Peterman
Attorney for Applicant
Registration No. 38,270

SYSTEM AND METHOD USING A PACKETIZED ENCODED
BITSTREAM FOR PARALLEL COMPRESSION AND DECOMPRESSION

TECHNICAL FIELD OF THE INVENTION

The present invention relates in general to the field of data compression and decompression and, more particularly, to a system and method using a packetized encoded bitstream for parallel compression and decompression.

BACKGROUND OF THE INVENTION

Compression and decompression algorithms are widely used for processing digital bitstreams, especially where the bitstreams represent digitized audio, video, 5 graphics, etc. One such algorithm is the a lossless compression format (LCF) used in a number of products from SILICON GRAPHICS. The LCF format is related to a format presented in a NASA JPL paper entitled "Algorithms for a Very High Speed Universal Noiseless Coding Module" 10 by Robert F. Rice, Pen-Shu Yeh and Warner Miller (the Rice algorithm). LCF is a lossless compression format that is relatively simple to implement in hardware, thus there is a desire to use LCF in products that process large amounts of real-time data, including high- 15 performance applications like HDTV image compression. However, a problem arises in that the performance needed to encode/decode, for example, HDTV resolution images at video rates is not generally possible using the conventional LCF architecture and application specific 20 integrated circuit (ASIC) technology. To overcome problems with performance, some compression schemes try to process separate bitstreams using parallel processing paths. However, this typically is not helpful in improving performance within a single bitstream.

SUMMARY OF THE INVENTION

In accordance with the present invention, a system and method are disclosed that use a packetized encoded bitstream for parallel compression and decompression and that provide significant advantages over conventional compression and decompression schemes.

According to one aspect of the present invention, a method is provided for parallel compression and decompression of a bitstream. For compression, the bitstream is separated into a plurality of components, and the components are encoded using a compression algorithm. Packets are then constructed from the encoded components. At least one packet is associated with each encoded component and comprises header information and encoded data. The packets are combined into a packetized encoded bitstream. For decompression, the packets are separated from the packetized encoded bitstream using the header information. The packets are then decoded in parallel using a decompression algorithm to recover the encoded data. The plurality of components are reconstructed from the recovered encoded data and combined to recover the bitstream.

According to another aspect of the present invention, a system is provided for parallel compression and decompression of a bitstream. The system includes an encoder system and a decoder system. The encoder system comprises a plurality of encode units that receive components separated from a bitstream and encode the

components using a compression algorithm. The encode units then construct packets from the encoded components, where at least one packet is associated with each encoded component and comprises header information and encoded data. The encoder system also comprises a multiplexer coupled to the encode units. The multiplexer combines the packets into a packetized encoded bitstream. The decoder system comprises a feeder that separates packets from the packetized encoded bitstream. The decoder system also comprises a plurality of decode queues, and the feeder distributes the packets to the decode queues. Further, the decoder system comprises a plurality of decode units each associated with one of the decode queues. The decode units decode packets using a decompression algorithm to recover the encoded data and to reconstruct the components. The decoder system then comprises a demultiplexer coupled to the plurality of decode units that combines the plurality of components to recover the bitstream.

A technical advantage of the present invention is the ability to parallelize a compressed, variable-length bitstream in the decoding process. Markers or headers can be used in the bitstream to break up the data into parallelizable tasks. This allows the location to be identified, for example, of specific pixels or samples. Otherwise, without markers to assist in breaking up the data, the only way to determine the location of specific

pixels or samples in the bitstream would be by actually decoding the bitstream.

Another technical advantage of the present invention is the parallelization of LCF to achieve greater 5 performance. Parallelization can be accomplished using a packetized bitstream having fixed-sized and variable-sized packets. This provides a lossless compression format that is readily parallelizable.

A further technical advantage of the present 10 invention is the breaking up of a single bitstream into fixed-size packets which encode a variable number of samples. Each packet can start with a fixed-length tag which directs each packet to a specific decoder unit. Since each packet has a fixed-length with a tag field for 15 directing, a distributor can efficiently send different packets to different decoder units which can then process the packets in parallel. This scheme can attain parallelism at a low level so the encode/decode, for example, of a single picture can be parallelized without 20 needing the complexity of trying to achieve parallelism by processing multiple pictures (streams) concurrently. The distribution of packets for decoding can be rapidly 25 done because the packets are fixed-length and the fixed-size tag bits direct the packets. Also, the tag field overhead can be quite low. Further, the buffering requirements for both encode and decode can be quite reasonable which is important in achieving high-performance through an on-chip memory.

An additional technical advantage of the present invention is the breaking up of a single bitstream into variable-size packets with each packet encoding the same number of samples. Each packet can be independent which means no other information is needed from other packets to decode the current packet. Each packet can start off with a length marker, giving the length of the packet.

5 Since each packet has a length field and each packet is independent, a distributor can efficiently send different packets to different decode units which can process the packets in parallel. This scheme also can attain parallelism at a low level so the encode/decode, for example, of a single picture can be parallelized without needing the complexity of trying to achieve parallelism by processing multiple pictures (streams) concurrently.

10 Further, the bitstream is extremely flexible so the exact same bitstream can be used to achieve scaling amounts of parallelism. Any number of processing units can be used on the same bitstream. This flexibility allows a

15 hardware implementation (and the number of processing units) to be independent from the bitstream format.

20 Also, this scheme has a straightforward input/output interface. For both encoding and decoding, the hardware can access pixels in simple scan-line order, left-to-right, top-to-bottom. Further, this scheme provides good load balancing. Even though the packets are variable size, each packet can represent (approximately) the same amount of work to encode/decode because each packet

25

encodes the same number of samples. As a result, the distribution of packets to different processing units represents an equal sharing of the work. Finally, the buffering requirements for both encode and decode are reasonable to help achieve high-performance through on-chip memory.

Other technical advantages of the present invention should be readily apparent from the drawings, specification and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present invention and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

5

FIGURE 1 is a block diagram of one embodiment of a video processing card using LCF encoding and decoding;

10 FIGURE 2 is a block diagram of one embodiment of a graphics system 30 using LCF encoding and decoding;

FIGURE 3 is a diagram of a conventional LCF encoded block;

15 FIGURE 4 is a diagram of one embodiment of a fixed-length packet used for parallelism according to the present invention;

FIGURE 5 is a diagram of one embodiment of interleaving fixed-length packets from multiple scan lines according to the present invention;

20 FIGURE 6 is a diagram of one embodiment of a variable-length packet used for parallelism according to the present invention;

FIGURE 7 is a block diagram of one embodiment of a parallel encoder system according to the present invention;

25 FIGURE 8 is a block diagram of one embodiment of a parallel decoder system according to the present invention;

FIGUREs 9A, 9B, 9C, 9D, 9E, 9F, and 9G are block diagrams of one embodiment of the processing of variable-length packets by the feeder in the parallel decode system of FIGURE 8 according to the present invention;

5 and

FIGUREs 10A, 10B and 10C are block diagrams of one embodiment of the processing of fixed-length packets by the feeder in the parallel decode system of FIGURE 8 according to the present invention.

PRINTED IN U.S.A.

DETAILED DESCRIPTION OF THE INVENTION

FIGURE 1 is a block diagram of one embodiment of a video processing 10 using lossless compression format (LCF) encoding and decoding. As shown, card 10 has a PCI bus interface 12 that can communicate across a PCI bus with a host system. Card 10 also has a video interface 14 that can communicate with a monitor or other video device. Both PCI interface 12 and video interface 14 can access local memory 16 on card 10. Local memory 16 provides storage and workspace for on-card processing.

In the embodiment of FIGURE 1, card 10 has two encode/decode sections coupled to access local memory 16. Card 10 has a discrete cosine transform (DCT) encode unit 18 and a DCT decode unit 20, and card 10 has an LCF encode unit 22 and an LCF decode unit 24. In operation, LCF encode unit 22 and LCF decode unit 24 can implement parallel compression using a packetized bitstream according to the present invention. Card 10 can provide high performance video processing for the host system.

FIGURE 2 is a block diagram of one embodiment of a graphics system 30 using LCF encoding and decoding. As shown, graphics system 30 has a graphics engine 32 that can provide an output for display. Graphics engine 32 is coupled to an LCF encode unit 34 and an LCF decode unit 36. Both LCF encode unit 34 and LCF decode unit 36 are coupled to host system memory. In operation, LCF encode unit 34 and LCF decode unit 36 can implement parallel compression using a packetized bitstream according to the

present invention. Graphics system 30 can provide high end graphics processing functions. FIGURE 1 and FIGURE 2 provide examples of hardware applications in which parallel compression using a packetized bitstream can be 5 implemented. It should be understood that various other hardware and software applications also could benefit from such a compression scheme.

In this context, the "block" is generally used 10 herein to refer to a group of several consecutive samples which are encoded together using the same compression mode. The term "packet" is generally used to mean a fixed-length or variable-length set of bits that contains some portion of a block. In the case of fixed-length packets, a packet may contain a fraction of a block, one 15 block, or multiple blocks. In the case of a variable-length packet, the packet often contains multiple blocks. The term "multi-pack" generally refers to the packets needed to encode a VxH region where, for example, data is compressed using VxH rectangular regions of pixels, left-to-right, top-to-bottom. (V is the number of lines, and H is the number of pixels per line.) The term "unit" 20 generally refers to a processing pipeline for decoding or encoding LCF data in serial fashion. Conventional LCF consists of a single decode unit and a single encode unit. The present invention achieves parallelism and 25 uses multiple decode and encode units. The term "system" generally refers to the logic used for either decoding or encoding a bitstream, including input/output interfaces

and multiple units. The decode system and encode system may both have multiple units.

Conventional LCF

5 The following is a general description of LCF which should provide a helpful context. LCF involves encoding blocks of deltas. For LCF, the number of deltas in a block is typically either 15 or 16. These deltas are obtained by performing Differential Pulse Code Modulation 10 (DPCM) on the samples. The previous (left) horizontal sample (x_{i-1}) is used as a predictor for the current sample (x_i). The equation is:

$$\Delta = x_i - x_{i-1}$$

At the start of each scan line, the predictor is reset. 15 The first sample of the line is used as the reset predictor value.

FIGURE 3 is a diagram of a conventional LCF encoded block 38. As shown, each encoded block 38 consists of two parts: a mode field and the encoded deltas. The mode field is a fixed number of bits (e.g., 3 bits for 8-bit samples and 4 bits for 9, 10, 11, or 12-bit samples). The encoded deltas are a variable number of bits and represent the actual data encoded using the specified compression mode.

25 There are several shortcomings in conventional LCF that can make parallelism difficult. The blocks are dependent on each other. The last sample from the

previous block needs to be decoded in order for it to be used as the predictor for the first sample in the current block. As a result, parallelism at a block granularity is difficult. The predictor is reset only at each line 5 boundary so the unit of independence for LCF is a line which, for example, for HDTV resolution could be up to 1920 samples. From a hardware perspective, using on-chip memory to buffer an HDTV line per processing unit is very expensive. In addition to the buffering issue, trying to 10 distribute the independent segments of data efficiently is a problem. There are no markers or alignments (except double-word alignment at the end of a picture) in the LCF bitstream. Without markers, it is not possible to determine where one encoded line ends and the next one 15 begins unless the bitstream is actually decoded and a count of decoded samples is made.

Fixed-Length Packet

FIGURE 4 is a diagram of one embodiment of a fixed-length packet 40 used for parallelism according to the 20 present invention. The bitstream can be broken into fixed-size packets 40 which encode a variable number of samples. Each packet 40 can start with a fixed-length tag which directs the packet to a specific decoder. 25 Since each packet is a fixed-length and has a tag for direction, a distributor can efficiently send different packets to different decode units which can then process the packets in parallel. As shown in FIGURE 4, the Tag

can be a fixed-length field used to direct the packet to a specific decoder unit. For example, if the Tag were "1", the packet would get directed to decoder unit "1".
5 If a VxH region is encoded for the multi-pack, then the number of tag bits used is given by $\text{ceil}(\log_2(V))$. In packet 40, the EncData field can contain a fixed-length of encoded data that has been encoded using regular LCF compression. Because packet 40 is fixed-length and LCF encoded data is variable-length, as the encoded data
10 exceeds a packet boundary, the excess encoded data can be used to start a new packet 40.

An important point to note is that, in this embodiment, the tag information is embedded and distributed into the bitstream instead of having a table
15 of information as header for the bitstream. A table of information would require both the encoder and decoder to buffer this information. With the embedded and distributed tag information, the buffering requirements for this information is minimal.

20 FIGURE 5 is a diagram of one embodiment of interleaving fixed-length packets from multiple scan lines according to the present invention. As mentioned above, the unit of independence for LCF is a scan line. The fixed-length packet scheme for parallelization can
25 take advantage of this by interleaving packets from multiple scan lines. For example, if parallelism by four is desired, four consecutive scan lines can be encoded and interleaved. As shown, an uncompressed rectangular

region 42 can be compressed to form a compressed region 44. The compressed region 44 can then be formed into a bitstream 46 with packet interleaving. In this example, two tag bits could be used to distribute to four decoder units. Tag 0 could be used for packets that encode data from lines 0, 4, 8, etc. Tag 1 could be used for lines 1, 5, 9, etc. Tag 2 could be used for lines 2, 6, 10, etc., and Tag 3 could be used for lines 3, 7, 11, etc.

5 Data is then encoded using a rectangular region of pixels, left-to-right, top-to-bottom. For example, if 32 pixels are encoded at a time and with parallelism by four, a 4x32 region would be encoded at a time. For each of the four different lines, a different tag could be used, and packets could be interleaved in a round-robin scheme. As shown in FIGURE 5, the four segments

10 (portions of lines) could have different compression ratios so the four compressed segments could each result in a different number of fixed-length packets. If this is the case, then after doing round-robin interleaving and running out of certain segments, the remaining segments would be interleaved in round-robin fashion, as shown. After interleaving all the packets for a region, any compressed data that is left over and that is not sufficient to create a new complete packet can be held

15 over and combined with the data for the next 4x32 region to create whole packets.

20

25

Through the tags, an imbalance in the compression ratios does not complicate or break down the

parallelization scheme. The decode system is not expecting nor does it know about any particular packet interleaving scheme. For the decoder system, packets can be distributed to different decoders solely through the 5 tags. As a result, the parallelization scheme using these fixed-length packets works regardless of the compression ratios of the segments. Within a multi-pack, more of the packets may be directed to some decoder units than other units, but the tag scheme can ensure that the 10 packets are efficiently steered to the correct decoders.

With respect to boundary conditions, a new packet can be started for each new scan line. If the last packet for a scan line only fills up a partial packet, then the packet can be padded with enough zero-valued 15 bits to create a whole packet. The decoder can keep track of the number of samples per scan line to discard the zero-value bits, if necessary.

Data can be encoded using $V \times H$ regions. If the number of pixels in a scan line does not divide evenly by 20 H , then the last pixel of a scan line can be replicated so that the number of pixels encoded in a line can be a multiple of H . If the number of lines in the picture does not divide evenly by V , then the last group of lines in the image can be parallelized by the number of lines 25 left. For example, if an image has 31 lines and V is 4, then the last 3 lines can be encoded with only parallelism by 3. At the end of a compressed image, zero-value bits can be padded in to achieve double-word

LYC
6/15/98

AE 6/15/98

J. C. L
6/15/98

alignment for the compressed image. The decoder system then should be able to discard this zero-bit padding, if necessary.

With respect to component interleaving, fixed-length packetization can be done on a VxH rectangular region of pixels. Pixels generally consist of one or more components. The tag bits can be used to distribute the packets to different decoders, and the tag bits represent different scan lines. Within each scan line, the data can be encoded by interleaving blocks of components. This interleaving scheme can be the same one used for conventional LCF. Having the packetization scheme use the same interleaving pattern helps to simplify the logic that will be used to encode/decode both LCF and packetized LCF. For example, when encoding pixels which have four fully sampled components (RGBA, 4:4:4:4:), there would be block of R, then a block of G, then a block of B, and finally a block of A before moving on to the next set of pixels. It should be noted that when encoding each block, the resulting encoded block could form a fraction of a packet, one packet, or multiple packets. The interleaving schemes can be as set forth in the following table.

25

TABLE 1

Format	Encode	Decode
RGBA (4:4:4:4)	R, G, B, A	R, G, B, A
RGB (4:4:4)	R, G, B	R, G, B-

YCrCb (4:2:2)	Cb, Y ₀ , Cr, Y ₁	Cb, Y ₀ , Cr, Y ₁
YCrCBA	Cb, Y ₀ , A ₀ , Cr, Y ₁ , A ₁	Cb, Y ₀ , A ₀ , - Cr, Y ₁ , A ₁ , -
YAYA (4:0:0:4)	Y ₀ , A ₀ , Y ₁ , A ₁	Y ₀ , A ₀ , Y ₁ , A ₁
YYYY (4:0:0)	Y ₀ , Y ₁ , Y ₂ , Y ₃	Y ₀ , Y ₁ , Y ₂ , Y ₃

5

In TABLE 1, the encode column shows how the encoded blocks can be interleaved, and the decode column shows what an output pixel can look like. A "--" in the table means that nothing is stuffed into that component position for that particular format.

10

Variable-Length Packet

In contrast with the fixed-length packet, FIGURE 6 is a diagram of one embodiment of a variable-length packet 48 used for parallelism according to the present invention. The bitstream can be broken into variable-size packets 48 with each packet encoding the same number of samples. Each packet can be independent such that no other information is needed about other packets to decode the current packet. In general, each packet 48 can start off with a length marker giving the length of the packet and can be byte aligned. The length field and byte alignment allows a distributor to determine the end of a packet rapidly and send a packet of data efficiently to a decoding unit. Thus, as shown in FIGURE 6, the Size field can tell the total size of the packet in bytes. The Pred field can be a starting predictor to use for the

first sample of the packet. This predictor value can be encoded. The EncData field can be variable-length data encoded using regular LCF compression. For example, if each packet contains N samples, then $N-1$ of the deltas are encoded in this section. Only $N-1$ deltas instead of N need to be encoded since the first sample of the packet can be held in the Pred field. The Align field can be any padding bits needed to byte align the packet.

Analogous to the fixed-length packets, this scheme allows the size information to be embedded and distributed into the bitstream instead of having a table of size information as a header for the bitstream. Otherwise, a table of size information would require both the encoder and decoder to buffer this information. With the embedded and distributed size information, the buffering requirements for size information can be minimal.

With respect to boundary conditions, each packet can represent N samples and a new packet can be started for each new scan line. If the number of samples in a scan line is not evenly divisible by N , then the last packet for the line can represent the last sample of the line so that the last packet contains N samples. The decoder can then discard replications, if necessary. Further, at the end of a compressed image, zero-value bits can be padded in to achieve double-word alignment for the compressed image.

With respect to interleaving, the N samples of a packet can represent values from a single component. The input into the encoder system can be pixels, and the output from the decoder system can be pixels. Pixels consist of one or more components. To make it easier to assemble pixels on the decode side, the components can be interleaved. For example, when encoding N pixels with each pixel having 4 components (RGBA, 4:4:4:4), there would be a packet of G, then a packet of B, and finally a packet of A before moving on to the next N pixels. Each packet contains N samples of a particular component. The interleaving schemes could be as follows:

TABLE 2

Format	Encode	Decode
RGBA (4:4:4:4)	R, G, B, A	R, G, B, A
RGB (4:4:4)	R, G, B	R, G, B, -
YCrCb (4:2:2:4)	Cb, Y ₀ , Cr, Y ₁	Cb, Y ₀ , Cr, Y ₁
YCrCbA (4:2:2:4)	Cb, Y ₀ , A ₀ , Cr, Y ₁ , A ₁	Cb, Y ₀ , A ₀ , Cr, Y ₁ , A ₁
YAYA (4:0:0:4)	Y ₀ , A ₀ , Y ₁ , A ₁	Y ₀ , A ₀ , Y ₁ , A ₁
YYYY (4:0:0)	Y ₀ , Y ₁ , Y ₂ , Y ₃	Y ₀ , Y ₁ , Y ₂ , Y ₃

In TABLE 2, the encode column shows how the packets can be interleaved, and the decode column shows what an output pixel can look like. A "-" means that nothing is placed into that component position for that particular format.

Parallel Encoder System

FIGURE 7 is a block diagram of one embodiment of a parallel encoder system, indicated generally at 50, according to the present invention. Encoder system 50 comprises a pixel buffer 52 that feeds a plurality of encoder units 54. Encode units 54, in turn, feed a multiplexer 56 which builds an encoded bitstream. Encode units 54 can be associated with processing and producing packets for particular lines or components, as shown.

Encoder system 50 can be implemented to parallelize the encoded bitstream using fixed-length packets or using variable-length packets. For fixed-length packets, each encode unit 54 can be associated with particular lines (e.g., 0, N, 2N, ...). For variable-length packets, each encode unit 54 can be associated with particular components and component types (e.g., 0, N, 2N, ...).

For variable-length packets, encoder system 50 can be parallelized by having multiple encode units 54 working on different packets at the same time. Each encode unit 54 can work on a different packet of N samples. To allow for parallel encoding, the incoming pixel buffer 52 can allow for as many simultaneously readers as there are parallel encode units 54. Also, the packets need to be processed in the order necessary to output the proper interleaved-components format in the encoded bitstream.

For fixed-length packets, encoder system 50 again can be parallelized by having multiple encoder units 54

working on different packets at the same time. In this scheme, the pixel buffer 52 holds a $V \times H$ region of pixels at a time. Each encode unit 54 can work on one of the V different segments (portion of a line with H pixels). As above, to allow for parallel encoding, the incoming pixel buffer 52 needs to allow for as many simultaneous readers as there are parallel encode units 54. Also, the packets must be processed in the packet interleaving pattern specified above. All of the complete packets that can be made from the $V \times H$ region of pixels in pixel buffer 52 are output in the encoded bitstream before working on the next $V \times H$ region of pixels.

Parallel Decoder System

FIGURE 8 is a block diagram of one embodiment of a parallel decoder system, indicated generally at 60, according to the present invention. Encoder system 60 comprises a feeder (distributor) 62 that feeds a plurality of decode queues (FIFO) 64. A plurality of decode units 66 are each associated with one of decode queues 65. Decode units 64, in turn, feed a pixel sync 68 which provides decoded pixel outputs. Decode units 64 can be associated with processing packets for particular interleaved lines, as shown. Decoder system 60 can be implemented to process a bitstream parallelized using fixed-length packets or using variable-length packets. As above, for fixed-length packets, each decode queue 64 and decode unit 66 pair can be associated with particular

lines (e.g., 0, N, 2N, ...). For variable-length packets, each decode queue 64 and decode unit 66 pair can be associated with particular components and component types (e.g., 0, N, 2N, ...).

5

Decode of Variable-Length Packets

FIGURES 9A, 9B, 9C, 9D, 9E, 9F, and 9G are block diagrams of one embodiment of the processing of variable-length packets by feeder 62 in parallel decode system 60 according to the present invention. Since each variable-length packet is independent, the decoding process can be parallelized. Feeder 62 takes in the compressed encoded bitstream and distributes different packets to different decode queues 64 and decode units 66. In the embodiment of FIGURES 9A-9G, the compressed bitstream is received by an input queue (FIFO) 70. A multiplexer 72 pulls bits from input queue 70 and feeds a register 74. The contents of register 74 are provided to a left shift logic 76 and to a demultiplexer 78. Demultiplexer 78 then distributes the bits to the appropriate decode queue 64.

In this scheme, because each packet has a length field and can be byte-aligned (see FIGURE 6), feeder 62 can efficiently distribute the packets. Having feeder 62 feed multiples of four decode units 66 (i.e., 4,8,12, etc.) can make implementation simpler since pixels can be created based on interleaving four components (or less) as shown above in TABLE 2. An assumption for feeder 62

is that feeder 62 can supply data to decode queues 64 and decode units 66 as fast as or faster than the rate which the combined number of decode queues 64 and decode units 66 can consume data. To decode multiple packets in a concurrent fashion, decode queues 64 are used so feeder 62 can distribute packets to other decoder units 66 while a decode unit 66 can be still busy processing packets it has received. Each packet that a decoder unit 66 receives can be decoded into N samples for a single component. As is explained above with respect to interleaving, the components are interleaved to form pixels. The pixel maker logic of pixel sync 68 can take the component samples output from decode units 66 and can interleave them to form pixels according to the specified sampling format.

One key to parallel decoding can be the ability for feeder 62 to send packets rapidly to decoder units 66. FIGURES 9A-9G illustrate one embodiment of how feeder 62 can distribute packets. In particular, FIGURES 9A-9G show how two example packets (PACKET 0 and PACKET 1) flow through feeder 62. Byte alignment can allow for a simple, efficient process where the depth of multiplexing can be reduced, and the length field can be quickly parsed. Being able to quickly distribute packets can depend on being able to pick out the length field of a packet efficiently. Picking out the length field would get complicated if the length field could get broken up

into two entries of input queue 70. In such a case, determining the length of a packet could take two cycles.

With byte alignment and assuming the queue width can be some integral number of bytes greater than one, if a 5 packet ends in the middle of queue entry, then the smallest amount of space left in the queue entry for the next packet can be a byte. This means that as long as the length field is eight bits or less, the length field can be guaranteed to not be divided between two queue 10 entries. Eight bits allows the length field to represent packets up to 256 bytes. One disadvantage of byte-alignment can be the extra padding which could be required for alignment. However, this overhead can be typically small on average and only four bits are wasted 15 for alignment on average. However, an advantage is that the length field can be in bytes instead of bits, thus the length field can be three bits shorter with byte alignment than without this alignment.

In FIGUREs 9A-9G, PACKET 0 is shown to start aligned 20 to a queue entry. Although PACKET 1 starts in the middle of a queue entry, by the time PACKET 1 needs to be processed, its length field has been left-justified in register 74 (FIGURE 9E). This means that as long as the length field is eight bits or less, feeder 62 can easily 25 pick out the length field by examining just the left-most bits in register 74. Remember that for a variable-length packet, the first field can be the length (see FIGURE 6). This simplifies the logic since finding the length can be

simply looking at these left-most bits. FIGUREs 9B and 9E show how the length field ends up in the left-most bits of register 74. Another thing to note is the wasted space which can occur at the start or end of transferring 5 a packet. Wasted space translates into wasted bandwidth. For PACKET 0, FIGURE 9C shows no space is wasted to send the first portion of the packet because the packet started aligned to the queue entry. Also, the second portion wastes no space because it takes up the entire 10 entry as shown in FIGURE 9D. However, in FIGURE 9E, it is shown that the last portion for PACKET 0 wastes space because it ends in the middle of a queue entry. Wasted space results because only a portion of data gets sent to a decode unit 66. This means if a queue entry contains 15 portions of two packets, it will take two transfers to distribute this data with each transfer having wasted space. For PACKET 1, space is wasted for sending the first portion (FIGURE 9F) because the packet does not start aligned to a queue entry. Also, space can be wasted for sending the last chunk (FIGURE 9G) because the 20 packet does not end aligned to a FIFO entry.

With respect to packet size, there are several things to consider when trying to determine a good packet size. In order to parallelize the bitstream, overhead is 25 incurred for the size, predictor, and byte alignment fields. This overhead makes the compression ratio somewhat worse, thus making the packet longer helps to amortize the overhead costs. Another reason to increase

the packet size can be to increase the parallelism realized. Given that input queue 70 coming into feeder 62 is some fix length and only one queue entry can be pulled out per cycle, the maximum performance that can be 5 achieved is when the decoder system throughput rate is equal to the number of samples in a queue entry per cycle. For example, if, on average, a queue entry has 16 compressed samples, then the maximum decoder system throughput would be 16 samples per cycle. However, as 10 mentioned above, feeder 62 may have inefficiencies where space might get wasted when sending either the first and/or last portion of a packet because of misalignment with the queue entry. This decreases the amount of 15 parallelism realized. However, this problem can be offset by making the size of a packer bigger so that the wasted space (bandwidth) from sending the first and last portion of a packet can be small compared to the overall packet size. A portion of a packet which is not the first and/or last portion occupies an entire queue entry 20 and can be sent with no wasted space (FIGURE 9D). However, packets can be made too big. As FIGURE 8 shows, each decode unit 66 needs to be able to buffer a packet. As the packet size grows, the amount which must get buffered by each decoder unit 66 ^{increases}. This type of on-chip 25 buffering can be relatively expensive.

With respect to sustainable parallelism, misalignments for the first and last portion of data transmitted by feeder 62 can limit achievable

LYC
6/15/98

~~JG~~ 6/15/98

RE 6/15/98

JG 6/15/98

parallelism. For example, if 32 samples per packet, 8 bits per sample, and 2:1 compression ratio are assumed, then the LCF compressed size would be 128 bits for 32 samples. It can also be assumed that the input to the 5 decoder system can be 64 bits wide. Then, in an ideal case, the decode throughput rate would be 32 samples in two cycles. This can be the fastest rate possible given that the input is limited to 64 bits/cycle. This 32 samples in two cycles results in an ideal sustainable 10 parallelization of 16 (i.e., 32/2). Thus, up to 16 units could be kept fully busy in this scenario. Actual sustainable parallelization means that the combined rate of data consumption by all decoder units 66 is less than or equal to the rate which feeder 62 can send out packet 15 data. In reality, the ideal sustainable parallelization is not achievable because of the inefficiencies of feeder 62 resulting from misalignments with the queue entries.

Sustainable parallelization can be calculated by taking the number of samples in a packet and dividing it 20 by the number of cycles to dispatch the packet. For example, if a packet contains 32 samples and it takes the feeder four cycles to dispatch this packet, then the sustainable parallelism can be 8 (i.e., 32/4). Thus, eight decode units 66 could be kept fully busy in this 25 example.

For one implementation, the variable-length packets contain 32 samples or 64 samples. As a reminder, conventional LCF uses blocks of 15 to 16 samples (see

FIGURE 3). The mode field can be 3 bits for 8-bit samples and 4 bits for 9 to 12-bit samples. Further, as a reminder, a variable-length packet as set forth above includes three additional fields (Size, Pred and Align) in addition to the conventional LCF block (EncData) (see FIGURE 6). Thus, for 32-sample packets, the EncData section will contain 31 encoded samples (63 encoded samples for 64-sample packets). Conventional LCF uses blocks of 15 to 16 deltas, and these blocks are encoded using a look-up table. To re-use these look-up tables, 31 samples can be encoded as 1 block of 16 deltas followed by 1 block of 15 deltas. For 64 sample packets, 63 samples can be encoded in the EncData section as 3 blocks of 16 deltas followed by 1 block of 15 deltas. The following table provides example lengths for the fields in these two cases.

TABLE 3

20	32-sample packet	Size: 6 bits
		Pred: 8-12 bits depending on sample precision
		EncData: 37-380 bits depending on compression ratio
		Align: 0-7 bits depending on padding needed

64-sample packet	Size: 7 bits
	Pred. 8-12 bits depending on sample precision
	EncData: 75-772 bits depending on compression ratio
	Align: 0-7 bits depending in padding needed

With respect to buffering requirements, buffering
5 can be based on a simple-buffering scheme. Everything
can be double buffered. There may be more efficient ways
of using less buffering, but this provides a general idea
about the buffer sizes. An important point to remember
is that for compressed data, the buffer size needs to be
10 enough to support the worst case compression ratio. In
the worst case, the samples are unencoded with the
overhead of the mode bits for the block(s) and the
overhead of the size, predictor, and alignment fields for
the packet. The following table provides example
15 buffering capacity.

TABLE 4

5	32-sample packet	Decode	Input - 128 bytes/(decode unit)
			Output - 128 bytes/(decode unit)
	Encode	Pixel Buffer	- 256 bytes
		Delta Buffering (within each Encode Unit)	128 bytes/(encode unit)
		Output Buffering (within each Encode Unit)	- 128 bytes/(encode unit)
	64-sample packet	Decode	Input - 256 bytes/(decode unit)
			Output - 256 bytes/(decode unit)
	Encode	Pixel Buffer	- 512 bytes
		Delta Buffering (within each Encoder Unit)	- 256 bytes/(encode unit)
		Output Buffering (within each Encoder Unit)	- 256 bytes/(encode unit)

The performance of conventional LCF and LCF after parallel compression using variable-length packetized bitstream can be compared. The following tables give such comparisons for 32-sample and 64-sample variable-length packets. The numbers in the tables are estimates based on assumptions and can be confirmed with actual data from images. The "Parallelized LCF" and "LCF" columns show the size of the compressed data in images. The "%Overhead" column shows the overhead caused by the extra data in Parallelized LCF. This overhead can be calculated as a percentage: (Par_LCF_size -

28/6/1998 LYC
6/2/98

J.C.F.
6/15/98

5

10

15

20

25

LCF_size)/LCF_size*100%. In the tables, the first number in parentheses in the "Parallelized LCF" column shows the fewest number of cycles needed to dispatch a packet. For these tables, it can be assumed that the feeder datapath is 64 bits. This means the input queue width, register, and left shifter widths are all 64 bits. Thus, the number of cycles needed to dispatch can be calculated simply as: ceil(data_size/64). This number can be the better case because in the worse case one extra cycle can be needed due to queue entry misalignment. The second number in parentheses is the best sustainable parallelism for the specific case. This number can be equal to the number of components in a packet divided by the number of cycles to dispatch (first number in parentheses).

Going through the rows of the tables, "uncompressed" refers to the case where the data can be represented unencoded (uncompressed). "Best case" is the smallest packet which can be achieved. Remember packetization incurs the overhead for the size, predictor, and alignment fields. Thus, in the best case, the EncData field requires just 1 bit/sample plus the mode field overhead per block. The alignment field can be the number of bits needed to get the best-case packet to be a multiple of 8 bits. For the "average case", the LCF column assumes a compression ratio of 2:1 versus uncompressed. For Parallelized LCF, a compression ratio of 2:1 versus uncompressed is assumed for the data in the EncData field. Once again, Parallelized LCF incurs

overhead for the size, predictor, and alignment field. For average case, the alignment field is assumed to be four bits. Lastly, "worst case" occurs when the samples need to be packed unencoded plus the overhead of the mode field per block. Parallelized LCF incurs the additional overhead of the size, predictor, and alignment fields. The alignment field can be the number of bits needed to get the worst-case packet to be a multiple of 8 bits.

10

32-SAMPLE PACKETS

TABLE 5: 8-BIT COMPONENTS

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	256	
Best	56(1,32)	38	48%
Average	142(3,10)	128	11%
Worst	272(5,6)	262	4%

TABLE 6: 10-BIT COMPONENTS

20

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	320	
Best	56(1,32)	40	40%
Average	175(3,10)	160	10%
Worst	336(6,5)	328	3%

TABLE 7: 12-BIT COMPONENTS

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	384	
Best	64(1,32)	40	60%
Average	208(4,8)	192	9%
Worst	400(7,4)	392	2%

64-SAMPLE PACKETS

TABLE 8: 8-BIT COMPONENTS

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	512	
Best	96(2,32)	76	26%
Average	271(5,12)	256	6%
Worst	544(9,7)	524	4%

TABLE 9: 10-BIT COMPONENTS

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	640	
Best	96(2,32)	80	20%
Average	336(6,10)	320	5%
Worst	664(11,5)	656	1%

TABLE 10: 12-BIT COMPONENTS

Case	Parallelized LCF	LCF	%Overhead
Uncompressed	-	768	
Best	104(2, 32)	80	30%
Average	401(7, 9)	384	5%
Worst	792(13, 4)	784	1%

10 Decode of Fixed-Length Packets

FIGURES 10A, 10B and 10C are block diagrams of one embodiment of the processing of fixed-length packets by feeder 62 of in parallel decode system 60 (of FIGURE 8) according to the present invention. The decoding process can be easily parallelized since each packet is a fixed-length, has tag bits that provide a target decoder unit, and is independent of other packets sent to different decoders. In the embodiment discussed above, packets with different tags represent encoded data from different lines. Two different lines are independent and thus can be decoded in parallel. Data from the same line can be dependent and goes to the same decoder because these packets have the same tag bits. Also, the length of the packet can be optimized to be some multiple of the width of the input buffer coming into decoder system 60. Having the packet size be a multiple of the buffer width allows the packets to be distributed efficiently.

Feeder 62 can take the compressed bitstream into an input queue (FIFO) 90 as shown in FIGURE 10A. Feeder 62 can then distributes different packets according to the tags as shown in FIGURES 10A and 10B. One assumption for 5 feeder 62 is that it can supply data to decode units 66 as fast as or faster than the rate which the combined number of decoder units 66 can consume data. To decode multiple packets in a concurrent fashion, decode queues 64 are needed so feeder 62 can distribute packets to 10 other decode units 66 while a unit can be still busy processing the packet(s) it has received. Each decode unit 66 receives packets which decodes in to a different scan line from the packets sent to other units 66. After 15 feeder 62 has distributed the packets of a multi-pack, each decode unit 66 will output H pixels for one of the V lines in the $V \times H$ region. The pixel sync logic 68 makes sure that the H pixels from each decode unit 66 are output in the correct order to reconstruct the $V \times H$ rectangular region.

20 One of the keys to parallel decoding can be the ability for feeder 62 to send packets rapidly to decode units 66. FIGURES 10A-10C show how feeder 62 can distribute fixed-length packets. To simplify the diagram, FIGURES 10A-10C show that each packet can be the 25 same size as the width of input queue 90. However, just by having the packet length be some multiple of the input queue width, the logic can be simple. The idea is that feeder 62 can extract the tag from the start of each

packet. Since each packet is a fixed width and the tag is a fixed width, the tag can be easily extracted. Thus, the tag can be stripped from the packet, and the remaining EncData field of the packet can be shipped to 5 the proper decode unit 66 based upon the tag bits. Consequently, the feeder logic can be relatively straightforward.

There are several factors to consider when trying to determine a good packet size for the fixed-length 10 packets. This scheme for parallelized LCF incurs the overhead from the tag field while conventional LCF only has the EncData section. This overhead makes the compression ratio worse so that making the packet longer helps to amortize the overhead costs. However, packets 15 can not be made arbitrarily large due to buffering requirements. As shown in FIGURE 8, each decode unit 66 needs to be able to buffer some data. This buffering is needed so that while feeder 62 is distributing data to the other decoder units 66, the current decode unit 66 20 has data in its decode queue 64 to work on. For a multi-pack, some decoder units 66 might get more packets than other units 66 because of variation in compression ratios. In an effort to balance out these variations, the queue 64 in front of each decode unit 66 can be able 25 to store some multiple number of packets.

For one implementation, the fixed-length packets contain 64 bits, and, as a reminder, the fixed-length LCF packet is shown in FIGURE 3. The queue width into the

5 decode system can be assumed also to be 64 bits. Also, the current level of parallelism desired can be 4 (or possibly 8), and the multi-pack region would be V=4 (or 8) and H=32. The following table provides example lengths for the fields in these cases.

TABLE 11

10	Parallelism by 4	Tag: 2 bits
		EncData: 62 bits
		Tag Overhead: 3%
15	Parallelism by 8	Tag: 3 bits
		EncData: 61 bits
		Tag Overhead: 5%

Buffering for this example can be based on a simple double-buffering scheme. Buffering multiple packets per decode unit can be required to balance out the different compression ratios between the packets going to different decode units. Experimental data has shown that buffering 4 packets per decode unit provides high efficiency in all test cases. Regardless of compression ratio, a decode unit will generally output the same number of samples for a given number of cycles. Variable compression ratios means that some decode units will get more packets than others. Because all the units decode roughly the same number of samples in a given number of cycles, units which get more packets from a multi-pack consume their data faster than units which get less data. This works in favor for allowing the input buffering per decoder

unit to be fairly small. Finally, an important point to remember is that, when handling compressed data, the buffer size needs to be big enough to support the worst case compression ratio. The following table shows 5 example buffering for 64-bit packets.

TABLE 12

Decode	Input - 64 bytes/(decode unit)
	Output - 128 bytes/(decode unit)
Encode	Pixel Buffer - 512 bytes
	Delta Buffering (within each Encode Unit) - 128 bytes/(encode unit)
	Output Buffering (within each Encode Unit) - 128 bytes/(encode unit)

10

Although the present invention has been described in detail, it can be understood that various changes, substitutions and alterations can be made thereto without departing from the sphere and scope of the invention as 15 defined by the appended claims.

WHAT IS CLAIMED IS:

1. A method for parallel compression and decompression of a bitstream, comprising:
separating a bitstream into a plurality of components;
encoding the components using a compression algorithm;
constructing packets from the encoded components, where at least one packet is associated with each encoded component and the at least one packet comprises header information and encoded data;
combining the packets into a packetized encoded bitstream;
separating packets from the packetized encoded bitstream using the header information;
decoding packets in parallel using a decompression algorithm to recover the encoded data;
constructing the plurality of components from the recovered encoded data; and,
combining the plurality of components to recover the bitstream.

2. The method of Claim 1, wherein the bitstream is a digitized graphics or video frame.

3. The method of Claim 2, wherein separating the bitstream into a plurality of components comprises

separating the graphics or video frame into separate lines.

4. The method of Claim 2, wherein combining the
5 plurality of components to recover the bitstream
comprises recovering the digitized graphics or video
frame for display.

10 5. The method of Claim 1, wherein encoding the
components using a compression algorithm comprises
encoding using a lossless compression format.

15 6. The method of Claim 1, wherein decoding packets
in parallel using a decompression algorithm comprises
encoding using a lossless compression format.

20 7. The method of Claim 1, wherein constructing
packets from the encoded components comprises
constructing variable-length packets.

8. The method of Claim 7, wherein the header
information of the at least one packet comprises a size,
a predictor and an alignment.

25 9. The method of Claim 8, wherein decoding packets
in parallel comprises distributing packets to separate
decode units in order.

10. The method of Claim 1, wherein constructing
packets from the encoded components comprises
constructing fixed-length packets.

5 11. The method of Claim 10, wherein the header
information of the at least one packet comprises a tag.

10 12. The method of Claim 11, wherein decoding
packets in parallel comprises distributing packets to
separate decode units based upon the tag.

PENDING TRADE SECRET

13. A system for parallel compression and decompression of a bitstream, comprising:

an encoder system comprising:

5 a plurality of encode units operable to receive components separated from a bitstream and to encode the components using a compression algorithm;

10 the encode units further operable to construct packets from the encoded components, where at least one packet is associated with each encoded component and the at least one packet comprises header information and encoded data; and

15 a multiplexer coupled to the encode units, the multiplexer operable to combine the packets into a packetized encoded bitstream; and

15 a decoder system comprising;

a feeder operable to separate packets from the packetized encoded bitstream;

20 a plurality of decode queues, the feeder further operable to distribute the packets to the decode queues;

25 a plurality of decode units each associated with one of the decode queues, the decode units operable to decode packets using a decompression algorithm to recover the encoded data and to reconstruct the components; and

a demultiplexer coupled to the plurality of decode units the demultiplexer operable to combine the plurality of components to recover the bitstream.

14. The system of Claim 13, wherein the bitstream is a digitized graphics or video frame.

5 15. The system of Claim 14, wherein the plurality of components comprise separate lines of the digitized graphics or video frame.

10 16. The system of Claim 14, wherein the demultiplexer combines the plurality of components to recover the digitized graphics or video frame for display.

15 17. The system of Claim 13, wherein the encode units use a lossless compression format for the compression algorithm.

20 18. The system of Claim 13, wherein the decode units use a lossless compression format for the decompression algorithm.

19. The system of Claim 13, wherein the encode units construct variable-length packets.

25 20. The system of Claim 19, wherein the header information of the at least one packet comprises a size, a predictor and an alignment.

21. The system of Claim 20, wherein the feeder distributes the packets to separate decode queues in order.

5 22. The system of Claim 20, wherein the feeder comprises:

an input queue operable to receive the packetized encoded bitstream;

10 a multiplexer coupled to the input queue;

a register coupled to the multiplexer;

a demultiplexer coupled to the register and to the decode queues; and

15 a left shift unit coupled to the register and to the multiplexer.

15 23. The system of Claim 13, wherein the encode units construct fixed-length packets.

20 24. The system of Claim 23, wherein the header information of the at least one packet comprises a tag.

25 25. The system of Claim 24, wherein the feeder distributes the packets to separate decode queues based upon the tag.

25 26. The system of Claim 24, wherein the feeder comprises an input queue operable to receive the packetized encoded bitstream.

SYSTEM AND METHOD USING A PACKETIZED ENCODED
BITSTREAM FOR PARALLEL COMPRESSION AND DECOMPRESSION

ABSTRACT OF THE DISCLOSURE

5 A system and method are disclosed for parallel compression and decompression of a bitstream. For compression, the bitstream is separated into a plurality of components, and the components are encoded using a compression algorithm. Packets are then constructed from
10 the encoded components. At least one packet is associated with each encoded component and comprises header information and encoded data. The packets are combined into a packetized encoded bitstream. For decompression, the packets are separated from the
15 packetized encoded bitstream using the header information. The packets are then decoded in parallel using a decompression algorithm to recover the encoded data. The plurality of components are reconstructed from the recovered encoded data and combined to recover the
20 bitstream.

062986.0112

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name, that I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention or design entitled SYSTEM AND METHOD USING A PACKETIZED ENCODED BITSTREAM FOR PARALLEL COMPRESSION AND DECOMPRESSION, the specification of which (check one):

x is attached hereto; or

 was filed on as Application Serial

No. and was amended on

(if applicable);

that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above; and that I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in 37 C.F.R. § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application(s) for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Number</u>	<u>Country</u>	<u>Date</u>	<u>Priority</u>
		<u>Filed</u>	<u>Claimed</u>
N/A			(Yes) (No)

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application(s) in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

<u>Application</u>	<u>Serial Number</u>	<u>Date Filed</u>	<u>Status</u>
	N/A		

I hereby appoint:

Christopher Byrne	Reg. No. 32,204
Irene Fernandez	Reg. No. 34,625
Steven Weiner	Reg. No. 38,330

of Silicon Graphics Computer Systems; and

Jerry W. Mills	Reg. No. 23,005
Robert M. Chiaviello, Jr.	Reg. No. 32,461
Ann C. Livingston	Reg. No. 32,479
Thomas R. Felger	Reg. No. 28,842
Charles S. Fish	Reg. No. 35,870
Wei Wei Jeang	Reg. No. 33,305
Kevin J. Meek	Reg. No. 33,738
T. Murray Smith	Reg. No. 30,222
Barton E. Showalter	Reg. No. 38,302
David G. Wille	Reg. No. 38,363
Bradley P. Williams	Reg. No. 40,227
Terry J. Stalford	Reg. No. 39,522
Christopher W. Kennerly	Reg. No. 40,675
Harold E. Meier	Reg. No. 22,428
Alexander B. Ching	Reg. No. P41,669

Stacy S. Cook	Reg. No. P42,435
Douglas M. Kubehl	Reg. No. P41,915
Samir A. Bhavsar	Reg. No. P41,617
Thomas R. Nesbitt, Jr.	Reg. No. 22,075
James J. Maune	Reg. No. 26,946
Roger J. Fulghum	Reg. No. 39,678
Anthony E. Peterman	Reg. No. 38,270
Rodger L. Tate	Reg. No. 27,399
Scott F. Partridge	Reg. No. 28,142
James B. Arpin	Reg. No. 33,470
James Remenick	Reg. No. 36,902
Jay B. Johnson	Reg. No. 38,193
Robert W. Holland	Reg. No. 40,020
Floyd B. Chapman	Reg. No. P40,555
Randall W. Mishler	Reg. No. P42,006

of Baker & Botts, L.L.P., as my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith, and to file and prosecute any international patent applications filed thereon before any international authorities.

Send Correspondence To:

Baker & Botts, L.L.P.
2001 Ross Avenue
Dallas, Texas 75201-2980

Direct Telephone Calls To:

Anthony E. Peterman
at (512) 322-2599
Atty. Docket No. 062986.0112

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first inventor:

Luke Y. Chang

Inventor's signature

Luke Y. Chang

6/11/98

Date

Residence (City, County, State)

Mountain View, Santa Clara
County, California

Citizenship

United States of America

Post Office Address

210 Calderon Avenue #20
Mountain View, CA 94041

=====

Full name of second inventor:

Michael J. Fuccio

Michael J. Fuccio

6/12/98

Inventor's signature

Date

Residence (City, County, State)

Sunnyvale, Santa Clara
County, California

Citizenship

United States of America

Post Office Address

802 Ticonderoga Drive
Sunnyvale, CA 94087

=====

Full name of third inventor:

John C. Liu

John C. Liu

6/15/98

Inventor's signature

Date

Residence (City, County, State)

Cupertino, Santa Clara
County, California

Citizenship

United States of America

Post Office Address

19811 La Mar Drive
Cupertino, CA 95014

=====

ATTORNEY DOCKET NO.
15-4-656/657
(062986.0112)


PATENT

5

Full name of fourth inventor:

Gordon Max Elder

Inventor's signature



Date

Residence (City, County, State)

Los Altos, Santa Clara
County, California

Citizenship

United States of America

Post Office Address

965 Berry Avenue
Los Altos, CA 94025

137677 1

AUS01:137677 1




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

FIG. 8







FIG. 9A








FIG. 9D




FIG. 9E




FIG. 9F




FIG. 9G




FIG. 10A




FIG. 10B




FIG. 10C